<?xml version="1.0" encoding="ISO-8859-1" ?>









	<rss version="2.0"> <channel> <title>Bitpipe: Processor Architectures Research</title> 
	<link>http://www.bitpipe.com/rlist/term/Processor-Architectures.html?asrc=RSS_BP </link> <description>White papers, webcasts,
	podcasts, IT downloads and product information provided by Bitpipe</description>
	<language>en-us</language> <lastBuildDate>Wed, 20 Aug 2008 13:15:48 EDT</lastBuildDate>
	<pubDate>Wed, 20 Aug 2008 13:15:48 EDT</pubDate>  <item> <title><![CDATA[How JVMs Use Escape Analysis to Improve Application Performance]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1219246360_331.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    This white paper details the benefits associated with the Java Virtual Machine (JVM) feature known as escape analysis. Discover how escape analysis can be used to improve the overall performance of Java applications in this paper.
   Published by: AMD]]></description>
		<pubDate>Wed, 20 Aug 2008 24:00:00 EDT</pubDate> </item>  <item> <title><![CDATA[45nm Xeon Processors for Energy Efficiency]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1218466416_681.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    Intel Xeon processors based on 45nm technology increase performance, power savings, and financial benefits for the data center.
   Published by: Intel Corporation]]></description>
		<pubDate>Thu, 01 Nov 2007 24:00:00 EDT</pubDate> </item>  <item> <title><![CDATA[GCC Quick Reference Guide]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1213292904_540.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    This article is a quick reference guide to the different aggressive flags controlling optimization in GNU Compiler Collection (GCC) and their purposes.
   Published by: AMD]]></description>
		<pubDate>Sun, 01 Jun 2008 24:00:00 EDT</pubDate> </item>  <item> <title><![CDATA[TMOS &#45; Secure Development and Implementation for Application Delivery Networks]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1209404741_957.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    In this white paper&#44; read how TMOS&#45;&#45;the foundation and architecture for F5&#39;s application delivery controllers running on the BIG&#45;IP platform&#45;&#45;brings a wealth of security to existing application delivery networks.
   Published by: F5 Networks]]></description>
		<pubDate>Mon, 01 Jan 2007 24:00:00 EST</pubDate> </item>  <item> <title><![CDATA[Intel vPro Technology ROI Estimator]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1205174470_274.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    Change short abstract to: With this ROI tool, see your estimated IT support costs and possible savings by switching to Intel Centrino 2 with vPro technology.
   Published by: Intel Corporation]]></description>
		<pubDate>Sat, 01 Mar 2008 24:00:00 EST</pubDate> </item>  <item> <title><![CDATA[Solving the NGN Data Migration Challenge]]></title> <link><![CDATA[http://www.bitpipe.com/detail/RES/1201637170_555.html?asrc=RSS_BP_TERM]]></link>
		<description><![CDATA[
    The costs associated with data inaccuracy have emerged as a fundamental issue. This white paper outlines a new approach to help operators optimize the total costs for subscriber data validation during IP Transformation.
   Published by: Alcatel-Lucent]]></description>
		<pubDate>Mon, 01 Jan 2007 24:00:00 EST</pubDate> </item>  </channel> </rss>

