ALSO CALLED: Hardware Design Languages, HDL, Verilog, and VHDL (VHSIC HDL) DEFINITION: A language used to describe the functions of an electronic circuit for documentation, simulation or logic synthesis (or all three). Although many proprietary HDLs have been developed, Verilog and VHDL are the major standards used for simulation and logic synthesis.
Add Hardware-Description-Languages to your RSS Reader:
TechTarget provides enterprise IT professionals with the information they need to perform their jobs
- from developing strategy, to making cost-effective IT purchase decisions and managing their
organizations' IT projects - with its network of
technology-specific Web sites, events and magazines
Free Newsletters
